

um
2026

Real-Device Real-Time Optimization for Advanced DRAM Circuit Performance

Jun Watanabe
Product Engineering Analytics



Agenda

About Micron

Semiconductor Development Challenges

Real-Device Optimization

modeFRONTIER Optimization Result

Summary




About Micron



About Micron



**Low-power
memory**
LPDDR5X



PC memory
DDR5,
LPCAMM2




**Graphics
memory**
GDDR7




**High-bandwidth
memory**
HBM4,
HBM3E



SSD



Micron global sites



Semiconductor Development Challenges



Problem Statement

Challenges for the semiconductor industry

01

Complexity

Performance tuning and finding the optimal solution involve a large number of timing and voltage parameters.

03

Design Change limitations

Design changes are limited by

- Photomask (Reticle)
- Silicon manufacturing process

02

Variation

Transistor fabrication process on silicon wafers has inherent variation. Performance tuning should address and minimize performance variation as well.



04

Time Scale (simulation vs. device)


A single functional cycle (~100ns) takes up many hours in large-scale (SPICE) circuit simulation.

Design Change limitations & Testmode


Circuit Design/Simulation



Layout




Photomask (Reticle)




- ⚠ Expensive
- ⚠ Not revised often

Silicon Process




- ⚠ many weeks, months

Testmode for timing adjustment concept



Simulation vs. Real Device




Optimization Targets for Performance



DRAM Function

As the silicon process shrinks, DRAM density grows, memory array operation becomes challenging. Optimization aims to achieve gigabit-scale tolerance and better yield.



Signal Integrity

DRAM I/O interfaces and internal signals are reaching higher speeds. Signal quality is critical for achieving high-performance operation.

Real-Device Optimization



Our Story

Initial modeFRONTIER Launch:
Time and Performance

Re-optimization

Conventional Flow

Previous products focused on 5 - 10 parameters.

- Multiple "for loops" with a few parameters.
- or full combination
- Many iterations (data collection & analysis)

On Real Device

On Standalone system

New product
(Parent product)

New
Re-design product

New generation model,
Different density,
etc.

modeFRONTIER Flow

New product/application required more parameters at some point. modeFRONTIER was introduced to address this challenge.

* Server (modeFRONTIER) - client system (real device)

The new redesigned product is similar to previous product optimized by modeFRONTIER. The baseline conditions are carried over from the parent product.


Former product

We no longer use the Conventional Flow for new products with more parameters.


This study compares approaches by estimating how many days would have been required using a conventional flow.

Our Standard Flow (3 Steps)

 **Faster than the conventional Flow**



mF Step 1
MOGA
Low Temperature



mF Step 2
DOE
Low Temperature




mF Step 3
DOE
High Temperature.



Production Test Evaluation
Overall Performance and Side Effects





DOE Candidates
~500 combinations



Decision for
Production

Test to Material with modeFRONTIER

Manufacturing Site




modeFRONTIER System Enablement Targets

- Optimize quickly after experimental material available
- Optimize chip variation
- Optimize parameters for decision-making
- Avoid sending material to the site
- Not for the best single chip
- Not for post-analysis data collection



+ Test Head + Wafer



Measurement of
hundreds of chips

Wafer Loader /
Semiconductor tester

um
2026



modeFRONTIER Integration Synergy



Optimization and DOE with a Single, Unified Interface

- ✓ Continuous strong demand for DOE

Client (HW) & Server (mF) Style Protocol



- ✓ No testing requests needed

Isolated Parametric Input Interface

- ✓ No need to recompile for input requirements



um
2026



Input Variables

Input Space Example


	Testmode	#of code
1	testmode-A	16
2	testmode-B	4
3	testmode-C	4
4	testmode-D	4
5	testmode-E	8
6	testmode-F	2
7	testmode-G	4
8	testmode-H	...
9	testmode-I	...
10	testmode-J	...
11	testmode-K	...
12	testmode-X	...
13	testmode-Y	...
14	testmode-Z	...
	Total	very large space

 **Applying to Real Devices**
 For semiconductor devices,
 It is safe as long as inputs are limited to signal timing



Test Code

Code	Value
0x00	Step 0
0x01	Step +1
0x02	Step +2
0x03	Step +3




Output Metrics

01

Analog Scale


Not Pass/Fail



02

Mean / Median

Perform optimization on hundreds of chips simultaneously



03

STDDEV


Minimize Std Dev for consistent performance across all chips



04

Isolated test


In a series of tests, target samples should have passed the previous test




05

1:1 Balance

Multi-objective between Voltage Low and High



Workflow



20+ Input node

Y1 Y2
Minimize


StdDev
Minimize

- ❑ MOGA-II (Future plan for PiOPT etc.)
- ❑ multi-objective 1:1 balance expectation, Optimization of Y1 and Y2
- ❑ Legacy concept was to minimize $(Y1 + Y2)/2$
- ❑ Minimize variation
- ❑ Monitor: Y3 and Y4


modeFRONTIER Optimization Result





Optimization Results



Pareto Front (Zoom)




Pareto Front



History Plot

✓ This product is redesigned from the parent product with some similarity. The best parent product condition is set as the baseline. Performance is recovered, and a 1:1 balance is achieved.

Fine-Tuning (Hot/Cold) How we extend combinational space from the GA best




Combinations or Key concepts

	Primary Key	Secondary	
	ID449	ID353	Combinations
Testmode_A	Code 0x01	Code x01	common
Testmode_B	Code 0x00	Code 0x01 ,(0x02)	×2 (×3)
Testmode_C	Code 0x02	Code 0x02	Common
Testmode_D	Code 0x00	Code 0x03	×2
...			...

Up to ~500 combinations (e.g. ×2, ×2, ...)

Any possibilities close to the 1:1 line?

Final Solution by Fine-Tuning




GA Selected

Fine-Tuning



Overall Performance and Variation




Chip-level Histogram
with Minimized Mean/Median
and Minimized standard deviation

Real-Device Optimization Achievement


DRAM Cycle Scaling (Simulation vs. Device)

Time Scale
(Log Seconds)



Optimization Flow

Days



Summary



Summary

- Established **real-device real-time optimization** using modeFRONTIER optimization at Micron.
- **80% time reduction compared to the conventional flow in this phase**
- Performed optimization on hundreds of chips simultaneously with **variation and 1:1 balance**
- Reoptimized quickly across products continuously.
- Eliminated extra workflows and requests required for real-device optimization, enabling fast and direct iteration.



um
2026

esteco.com

